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I571 ABSTRAff 
The invention comprises a plurality of scan registers, 
each such register respectively associated with a pro- 
cessor element; an on-chip comparator, encoder and 
fault bypass register. Each scan register generates a 
unitary signal the logic state of which depends on the 
correctness of the input from the previous processor in 
the systolic array. These unitary signals are input to a 
common comparator which generates an output indi- 
cating whether or not an error has occurred. These 
unitary signals are also input to an encoder which iden- 
tifies the location of any fault detected so that an appro- 
priate multiplexer can be switched to bypass the faulty 
processor element. Input scan data can be readily pro- 
grammed to fully exercise all of the processor elements 
so that no fault can remain undetected. 
12 Claims, 24 Drawing Sheets 
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FAULT DETECXION AND BYPASS IN A 
SEQUENCE INFORMATION SIGNAL 
PROCESSOR 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under the following contracts: 
NASA contract NAS7-918; and is subject to the provi- 
sions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
CROSS-RELATED APPLICATIONS 
This application is a continuation-in-part of U.S. pa- 
tent application Ser. No. 07/518,562 filed May 2, 1990. 
TECHNICAL FIELD 
The present invention relates generally to an inte- 
grated circuit developed primarily in support of the 
human genome effort which is a molecular genetic 
analysis for mapping and sequencing the human ge- 
nome. The present invention relates more specifically to 
a fault detection and bypass circuit in an integrated 
circuit co-processor which may be used for carrying 
out an algorithm for identifying maximally similar se- 
quences or subsequences and for locating highly similar 
segments of such sequences or subsequences. 
BACKGROUND ART 
Release 63.0 of the national nucleic acid data base, 
Genbank, contains over forty million nucleotides repre- 
senting about thirty-three thousand separate entries. 
Similarly, the current protein information resource 
(PIR) has close to six thousand entries with over one 
and one-half million amino acids. These data reflect 
primarily the efforts of the molecular biology commu- 
nity over the last decade. The rate at which new data 
are being added to this total demonstrates that the avail- 
able computing resources are already inadequate for 
thorough and timely analysis of the data. Recently. an 
international commitment has been made to map and 
sequence the entire human genome in the next 10 to 20 
years. Such a program will generate at least 3.4 billion 
nucleotides of final data and maybe ten times that 
amount of raw sequencing data. This constitutes about 
three orders of magnitude more data than has been 
collected to date. In addition, the sequences from other 
animal and plant genomes will also accumulate. In the 
near term, the 40 million nucleotides currently available 
and already proving burdensome, will become trivial by 
comparison to the total. Novel computer resources 
must be developed if these data are to be adequately 
understood and their unique potential for enhancing our 
understanding of human genetics and diseases are to be 
realized. 
A required adjunct to any program designed to char- 
acterize the human genome is the development of com- 
puter hardware and software systems capable of main- 
taining and analyzing the vast amounts of information 
that will be generated. This information will consist of 
both nucleotide and amino acid sequence data as well as 
extensive annotation necessary to provide a biological 
context for these data. It is critical for the complete and 
timely analysis of new sequence data, that they be thor- 
oughly compared to the published data contained in the 
national data libraries. This analysis is important for 
determining and defining the functional and evolution- 
ary relationships between sequences. Significantly, such 
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sequence comparison is also critical to the task of con- 
structing the complete genome sequence from millions 
of partially overlapping fragments, the so-called meld- 
ing process. The computational load of this melding 
process will grow not only at the national level of coor- 
dinating the efforts of many researchers, but also at the 
level of individual laboratories that must deal with the 
increasing load of raw data generated by the develop- 
ment of automated sequencing technologies. 
The ability of individual investigators to analyze their 
own data is limited by the power of the computers they 
have available, as well as the limited software tools 
capable of dealing with the entire sequence library. The 
amount of total sequence data generated to date is still 
less than 50 million character equivalents. However, 
this amount of data already taxes the ability of currently 
available algorithms and general use computers to con- 
duct the needed comparative analysis of new data to the 
collected total. The data libraries have been doubling in 
size every year. The program that is envisioned to char- 
acterize complete genomes, will soon cause the data 
libraries to increase exponentially. Such programs will 
also change the basic nature of the collected data and 
consequently the requirements for effective tools for its 
analysis. 
In the latest Genbank release, the average length of 
an individual entry can span over one million bases. 
Many of the current methods of analyzing this data are 
based on the notion that each entry represents a discrete 
genetic element. However, this scenario does not ade- 
quately represent the more diffuse and complex organi- 
zation of a eukaryotic genome, where the coding and 
regulatory elements of a simple gene can span more 
than one million bases. More complex loci, such as 
those coding for the rearranging receptors of the im- 
mune system, can span over one million bases and in- 
clude hundreds or thousands of identifiably related 
elements. As more and larger sequencing efforts are 
undertaken, the complexity of information contained in 
single entries will require a novel set of maintenance 
and analytical tools. 
The human beta globin locus is a good example. Its 
entry in Genbank is over 73 thousand bases long and has 
been constructed from over 70 overlapping contribu- 
tions. This single entry contains the coding and regula- 
tory information for at least 4 genes and 1 pseudogene. 
The repetitive nature of much of the genome will also 
severely complicate the alignment and melding prob- 
lems. With megabase sequencing projects, the current 
concept of data entry will become obsolete. Not only 
will faster algorithms to compare sequences be needed 
as the amount of data increases, but these new tools will 
also have to be designed to better deal with longer 
strings of data that more directly reflect true genomic 
organization. Accordingly, novel schemes to handle 
and define these data and the biological information 
associated with them must be developed if this resource 
is to be useful to the scientific community. 
Of the many pressing and analytical needs concerning 
the current sequence data libraries, as well as the ge- 
nome project, initially the most significant is the ability 
to survey the existing collection of data for sequences 
related to the new data. In its simplest form, this need is 
illustrated by searching the collection of gene or protein 
sequences for any that are “similar” to a discrete piece 
of new data. The comparative analyses possible be- 
tween related sequences are critical for completely 
5.168.499 
3 
understanding the structural. functional and evolution- 
ary characteristics of any sequence. Furthermore, in the 
case where large portions of the human genome are 
known, it will also be necessary to have the ability to 
find the precise genetic location of physiological mark- 
ers in those cases where there may be only limited 
CDNA or protein sequence data available. 
Such searches are complicated by the fact that related 
sequences may be quite divergent. This means that it is 
essential to define some measure of similarity between 
pairs of sequences that can then be tested statistically. 
The explicit series of minimal evolutionary events (sub- 
stitutions, deletions, insertions) between two sequences 
must be determined; i.e., the sequences must be aligned. 
Traditionally, the most common method of alignment 
has been by eye, relying on the researcher’s ability to 
recognize conserved patterns. This method can be rapid 
and effective when the sequence distance is relatively 
small and/or the researcher has a priori information 
about the probable nature of the alignment. For exam- 
ple, many new members of the immunoglobulin gene 
superfamily have been identified and aligned to other 
members on the basis of a very limited, but well-defined 
set of conserved features. However, it is certainly no 
longer possible for any investigator to reliably compare 
a novel sequence against a significant portion of the 
existent data base. 
It is possible in theory to generate every possible 
combination of genetic events between two sequences, 
score each one and discover the most similar. This is in 
practice, impossible for all but the shortest sequences 
however, as the combinations increase exponentially 
with the length of the sequences. Some investigators 
have implemented rule-based methods by which, given 
a reasonable starting alignment point, gaps and inser- 
tions are included according to a very restricted set of 
possibilities. These methods can be relatively rapid, but, 
like manual alignment, are non-rigorous methods as 
they cannot predictably guarantee that the results repre- 
sent the optimal minimum distance, that is, the mini- 
mum evolutionary distance between two sequences or. 
the series of events that provides the smallest weighted 
sum required to transform one sequence into the other. 
When the assumption is that two sequences are gener- 
ally similar along their entire length, the alignment 
process is considered to be global in nature. However, 
an alignment proceeding from this premise can fail to 
recognize more limited regions of similarity between 
two otherwise unrelated sequences. What is required 
then is the ability to find all regions of local alignment. 
For example, if an investigator has a new sequence 
related to a human beta globin gene, such as one from 
another species, the need is to be able to find the local 
alignment of that more limited sequence to  some partic- 
ular portion of the 73 thousand base of the known beta 
globin locus. The same concerns are manifest in the 
melding problem. By definition, most overlapping se- 
quences will only share a limited region of identity, 
illustrating a local alignment problem. 
In 1970, S. B. Needleman and C. D. Wunsch au- 
thored a paper entitled “A General Method Applicable 
To The Search For Similarities In The Amino Acid 
Sequence Of Two Proteins”, which was published in 
the Journal of Molecular Biology, Volume 48, Page 
444. Their paper has had a great deal of influence in 
biological sequence alignment. Its particular advantage 
is that an explicit criterion for optimality of alignment is 
stated and an efficient method of solution is given. In- 
4 
sertions, deletions and mismatches were allowed in the 
alignments. The method of Needleman and Wunsch fit 
into a broad class of algorithms, commonly referred to 
as dynamic programming. The general category of 
5 dynamic programming alignment of two sequences is 
discussed at length in a text entitled “Mathematical 
Methods for DNA Sequences” and particularly Chap- 
ter 3 thereof. entitled “Sequence Alignments” written 
by Michael S. Waterman, of the University of Southern 
In 1980, Dr. Waterman, then with the Los Alamos 
Scientific Laboratory, collaborated with T. F. Smith, 
then a Professor at Northern Michigan University, in 
publishing a letter entitled “Identification of Common 
15 Molecular Subsequences” which appeared in the Jour- 
nal of Molecular Biology, Volume 147, pages 195-197, 
1981. In this letter, Waterman and Smith defined a new 
algorithm, the intention of which was to find a pair of 
segments, one from each of two long sequences, such 
20 that there was no other pair of segments with greater 
similarity (or “homology”). The algorithm produced a 
similarity measure which allowed for arbitrary length, 
deletions and insertions. 
In a more recent publication, entitled “A New Algo- 
25 rithm for Best Subsequence Alignments With Applica- 
tion to tRNA-rRNA Comparisons”, Waterman and 
Mark Eggert, in the Journal of Molecular Biology, 
Volume 197, pages 723-728, (1987), describe the effi- 
ciency of the algorithm of Smith and Waterman for 
30 identification of maximally similar subsequences. The 
article describes the use of the algorithm in which align- 
ments of interest are produced first for the best align- 
ment and then making small modifications to the matrix 
for producing non-intersecting subsequent alignments. 
35 The algorithm is applied to comparisons of tRNA- 
rRNA sequences from escherichia coli. A statistical 
analysis therein shows results which differ substantially 
from the results of an earlier analysis by others and 
furthermore, that the algorithm is much simpler and 
The need for low cost, high speed data sequence 
comparisons cannot be met even with current super- 
computers because of existing data base size. There is 
therefore an existing need to provide an electronic cir- 
45 cuit device for carrying out subsequence alignments of 
molecular sequences or global alignment thereof and 
more specifically for a sequence information signal pro- 
cessor designed to carry out a dynamic programming 
algorithm which is both effective and efficient in identi- 
50 fying subsequence or global alignments of molecular 
information. Such an electronic circuit device, to be 
reliable, should have the capability to quickly and efi- 
ciently detect hardware faults and thereafter automati- 
cally bypass such faults SO that the aforementioned 
55 alignments can continue in an accurate and reliable 
manner despite such faults. 
The following US .  Pat. Nos. are relevant to fault 
detection and bypass. 
U.S. Pat. No. 3,649,963 Holm et a1 
U.S. Pat. No. 3,898,621 Zelinski et a1 
U.S. Pat. No. 4,039,813 Kregness 
U.S. Pat. No. 4,233,682 Liebergot et a1 
U.S. Pat. No. 4,242,751 Henckels et a1 
U.S. Pat. No. 4,347,608 Appiano et a1 
U.S. Pat. No. 4,358,823 McDonald et a1 
U.S. Pat. No. 4,675,646 Lauer 
U.S. Pat. No. 4,710,932 Hiroshi 
U.S. Pat. No. 4,726,024 Guziak et a1 
10 California. 
40 more efficient than those previously in use. 
60 
65 
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US. Pat. No. 4,730,319 David et a1 
U.S. Pat. No. 4,745,542 Baba et a1 
U S .  Pat. No. 4,757,503 Hayes et a1 
U.S. Pat. No. 4,768,196 Jou et a1 
U.S. Pat. No. 4,821,176 Ward et a1 
U.S. Pat. No. 4,837,765 Suzuki 
U.S. Pat. No. 4,839,897 Aoki 
U.S. Pat. No. 4,849,979 Maccianti et a1 
U.S. Pat. No. 4,916,695 Ossfeldt 
U.S. Pa?. No. 4,849,979 to Maccianti et a1 is directed 
to a fault tolerant computer architecture. The multi- 
processor system is constructed from functional units 
which are duplicated and where the input and output 
signals are compared with each other, non-agreement 
resulting in an error signal. 
U.S Pat. No. 4,745,542 to Baba et a1 is directed to a 
fail-safe control circuit. The controlled unit is intended 
to operate only when all control units provide an identi- 
cal input. The AND gate is coupled to each of the 
operation control units for comparing the outputs there- 
from. 
U.S. Pat. No. 4,039,813 to Kregness is directed to a 
self-test monitor and diagnostic system. The system 
includes a memory sequentially addressed by a counter 
for generating stored diagnostic code words. 
U.S. Pat. No. 4,710,932 to Hiroshi is directed to a 
fault detection system. The signal generator provides 
sequential test signals to both the tested circuit and a 
delay circuit, as similarly does the signal generator, 
supplying test signals to the reference circuit and similar 
delay circuits. The output from each test set-up is com- 
pared by the comparator for determining whether the 
circuit under test provides identical outputs to that of 
the referenced circuit. 
U.S. Pat. No. 4,358,823 to McDonald et a1 is directed 
to a double-redundant processor having fault detection 
Each of the processors includes sub-processors which 
simultaneously execute the same data, control and ad- 
dress signals, and thus should produce the same output 
signals. The output from each of the sub-processors are 
compared by a comparator whose output is utilized to 
trigger an alarm monitor if agreement is not provided 
by the outputs of the sub-processors. 
U.S. Pat. No. 4,837,765 to Suzuki is directed to a test 
control circuit for integrated circuits. Referring to the 
embodiment of FIG. 3, there is shown AND gates pro- 
vided for comparing test signals provided by the selec- 
tor circuits. 
U.S. Pat. No. 4,726,024 to Guziak et a1 is directed to 
a failsafe architecture for a computer system. The sys- 
tem periodically actuates a self-check module for test- 
ing the microprocessor. 
U.S. Pat. No. 4,233,682 to Liebergot et a1 is directed 
to a fault detection and isolation system. A single inte- 
grated circuit chip includes duplicate functional logic 
chains, each receiving input signals in parallel, and 
whose outputs are compared by a comparator for indi- 
cating an error condition in one of the functional cir- 
cuits. 
SUMMARY OF THE INVENTION 
The present invention is disclosed herein for use in a 
sequence information signal processing integrated cir- 
cuit chip designed to perform high speed calculation of 
a dynamic programming algorithm based upon Water- 
man and Smith. The signal processing chip is designed 
to be a building block of a linear systolic array, the 
performance of which can be increased by connecting 
6 
additional sequence information signal processing chips 
to the array. The chip provides a high speed, low cost 
linear array processor that can locate highly similar 
segments or contiguous subsequences from any two 
5 data character streams (sequences) such as different 
DNA or protein sequences. The chip is implemented in 
a preferred embodiment using CMOS VLSI technology 
to provide the equivalent of about 400,OOO transistors or 
100,OOO gates. Each chip provides 16 processing ele- 
10 ments, operating at a 12.5 MHz clock frequency. The 
chip is designed to provide 16 bit, two’s compliment 
operation for maximum score precision of between 
-32,768 and + 32,767. It is designed to provide a com- 
parison between sequences as long as 4,194,304 ele- 
IS ments without external software and between sequences 
of unlimited numbers of elements with the aid of exter- 
nal software. 
The sequence information signal processor chip per- 
mits local and global similarity searches, that is subse- 
20 quence and full sequence alignment. It provides user 
definable gapshnsertion penalties; user definable simi- 
larity table contents; user definable threshold values for 
score reporting: user definable character set of up to 128 
characters; user definable sequence control characters 
25 for streamline data base processing: variable block size 
for low or high resolution similarity searches; makes 
possible unlimited sequence length and numbers of 
blocks; on-chip block maximum score calculation; and 
on-chip maximum score buffer to relieve control pro- 
30 cessor data collection. It provides linear speedup by 
being configured for cascading more such chips and it 
provides threshold control with boundary score reset. 
The chip also provides for programmable data base 
operation support; block maximum value and location 
35 calculation and buffering; user-definable query thresh- 
old and preload threshold and built-in self test and fault 
bypass. It is the built-in self test and fault bypass feature 
of the signal processor chip which constitutes the pres- 
ent invention. 
It will be seen hereinafter that each of sixteen proces- 
sor elements on a sequence information signal process- 
ing integrated circuit chip, provides the circuitry to 
compare the sequence characters of a matrix H, based 
upon a novel modification of the Smith and Waterman 
45 Algorithm for two sequences. Circuitry is also provided 
for defining the degrees of similarity of two sequences 
so that different linear deletion functions can be defined 
for each of the two sequences and different similarity 
weights can be defined for each character of the query 
The specific invention disclosed herein relates to a 
fault detection and bypass circuit which has been em- 
ployed in the aforementioned integrated circuit chip. 
While this inventive circuit would be applicable and 
55 highly advantageous in systolic array processors in 
general, it is especially useful in the disclosed integrated 
circuit chip. The invention’s particular significance in 
the chip disclosed herein, relates to the advantage of 
fault detection and bypass which occurs automatically 
60 and thus assures accurate sequence and subsequence 
alignment even where the probability of a hardware 
fault is significant. The probability of a fault occurring 
in one or more transistors in a chip having sixteen pro- 
cessors and on a printed circuit board having, for exam- 
65 ple, thirty five such chips, is mathematically non-trivial. 
By way of example, the typical failure rate of a proces- 
sor of the type disclosed herein is one failure in each 
million hours of operating time. Given a typical system 
40 
50 sequence. 
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of four such boards and approximately 2,000 such pro- FIG. 1 is a graphical illustration of the matrix ele- 
cessors, a failure in a processor can be expected statisti- ments of the algorithm of the signal processor hereof 
cally about every twenty days of continuous operation. and illustrating a projection technique for reducing the 
The fault detection and bypass function of the present number of real time processors for carrying out the 
invention is thus, statistically, an important reliability 5 algorithm; 
feature of the disclosed integrated circuit chip. FIGS. 2-9 illustrate sequential snapshot representa- 
The invention comprises a plurality of scan registers, tions of the algorithm steps of the signal processor 
each such register respectively associated with a pro- hereof in a four-by-four exemplary matrix; 
cesser element; an on-chip comparator, encoder and FIG. 10 is a graphical schematic illustration of the 
fault bypass register. Each scan register generates a 10 manner in which the architecture of a processor ele- 
unitary signal the logic state of which depends on the ment of the Signal Processor hereof Performs the aka- 
correctness of the input from the previous processor in rithmic Steps for a Paflicular matrix element; 
the systolic array. These unitary signals are input to a FIG. 11 is a generalized, functional block diagram of 
common comparator which generates an output a Processor element of the signal processor hereof; 
cating whether or not an error has occurred. These l 5  FIGS. l2 and 13, when taken a 
tifies the location of any fault detected so that an appro- 
priate multiplexer can be switched to bypass the faulty 
grammed to fully exercise all of the processor elements 2o ent invention; 
so that no fault can remain undetected. The pipeline 
data configuration of the processor elements, when 
combined with single clock compare functions, pro- 
vides an extremely fast and highly efficient fault detec- 
tion capability for use in systolic arrays. The fault by- 
pass capability assures accurate and reliable signal pro- 
occurring. Furthermore, because of the unique parallel 
testing scheme of the present invention, complete test- 3o 
ing procedure may be carried out in about 1.8 seconds. 
On the other hand, if each processor of a 2,000 pro- 
sor array were tested individually, it could take as long 
as 2 . 0 0 0 ~  1.8 seconds or one hour to carry out the same 
degree of testing. 
OBJECTS OF THE INVENTION 
It is therefore a principal object of the present inven- 
tion to provide a novel fault detection and bypass cir- 
cuit for use in conjunction with large systolic arrays of 40 ,-hip of the present invention is designed to 
processor elements. 
It is an additional object Of the present invention to 
provide a highly efficient fault detection capability in a 
sequence information Signal Processing System on a 
single integrated circuit chip. 
It is still an additional object of the present invention 
to provide a fault detection and bypass Circuit in an 
integrated circuit chip having highly integrated VLSI 
technology for ascertaining the Similarity between tWO 
segments of two different DNA or protein sequences by 50 which comprises the following: 
performing a best subsequence alignment algorithm. 
It is still an additional object of the present invention 
to provide in an integrated circuit chip having a Plural- 
ity of processors thereon, each such processor being 
designed to carry out an algorithm for providing scor- 55 
ing of the relative alignments of sequence segments for 
the comparison of multiple sequences of data and the 
chip having a fault detection and bypass circuit which 
high reliability in accurately carrying such 
an algorithm. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
The aforementioned objects and advantages, as well 
as additional objects and advantages thereof, will be 
more fully understood hereinafter as a result of a de- 65 
tailed description of a preferred embodiment when 
taken in conjunction with the following drawings in 
which: 
unitary signals are also input to an encoder which iden- block diagram of an actual processor dement of the 
processor hereof; 
l4 and 159 when taken together, ‘OnstitUte a 
processor element. Input scan data can be readily pro- schematic block diagram ofthe chip circuit ofthe pres- 
FIG. 16 is a layout schematic illustrating the physical 
configuration of the signal processing chip of the inven- 
tion; 
FIGS. 17 and 18 taken together provide a depen- 
25 dence graph mapping for multiple chips representing a 
FIG. 19 is a block diagram of an integrated circuit 
total of 34 processors; 
cessing even where there ‘s a high probability of a ofthe present invention particularly illustrating the 
fault detection and bypass features thereof; 
the present invention; 
present invention; and 
FIG. 20 is a schematic diagram of the Scan register of 
FIG. Z1 is a logic diagram of the of the 
FIG. 22 to 24, when taken together, provide a 
35 diagram of the encoder of the present invention. 
DETAILED DESCRIPTION O F  A PREFERRED 
EMBODIMENT 
The information signal processor integrated circuit 
two sequences, such as two molecular sequences, and to 
determine their similarity by ascertaining the best 
of any alignment between such sequences. A preferred 
embodiment of the invention illustrated herein is de- 
45 signed to perform this sequence comparison by carrying 
Out  the previously identified Smith and Waterman algo- 
rithm. Accordingly, the method and apparatus of the 
present invention may be best understood by first un- 
derstanding the algorithm on which it is based and 
For two sequences A = a ~ a z . .  anand B=blb2.. . bm, 
the best (largest) score from aligning A and B is S(A,B). 
IIij is defined as the best score of any alignment end- 
ing at a; and b, or 0. So, 
II -  .-max{O:S(a.a,+ 1 . .  . ui. 6$,t+ 1 .  . . bj): ISiXdi, 
‘?&j}. 
The similarity measure between sequence letters a and b 
6o is s(a,b) where, 
s(a,b)>O if a=b 
s(u,b)<O for at least some cases of a not equal to b. 
The is started with: 
IIi.o=lIo,j=O. ISiSn.  I S j S m .  
Then: 
IIi,j=max{O, II+l,j- I +siaibj). Ejj Fjj} 
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where: 
E,j=maxAII,d- 1 - ( u ~ &  YE). E,J- I - v ~ }  
F,,,;=max{ll,- l . j - ( u ~ - i  VF). F!- L~-S ,C)  
From the above, it will be seen that each processor 
for determining the best score H;J of an alignment end- 
ing at aiand bjmust provide parameters for the calcula- 
tion of H;+IJ; H;jt1; and H;+IJ+I. This requirement 
for generating parameters for subsequent best score 
calculation processes may be better understood by ref- 
erence to FIG. 1, which for purposes of example, illus- 
trates a four-by-four matrix of calculations for n=4 and 
m=4. It will be seen in FIG. 1 that each alignment 
comparison process is represented by a circle having 
within it elements of the two sequences. A and B, at 
which the respective alignments are being scored. It 
will also be seen in FIG. 1, that parameters are passed 
either from left to right or from top to bottom or diago- 
nally from upper left to lower right from each align- 
ment process circle to the others in the matrix in order 
to carry out the algorithm of the present invention. 
Thus for example, it will be seen in FIG. 1, that the best 
score for the alignment ending at a? and b2, receives the 
parameter H1.1 from the al.bl comparison process; re- 
ceives Hi.? and Fl.2 from the al,b2 comparison process: 
and receives the H2.l and El./ parameters-from the a2,bl 
process. All of these parameters are, in accordance with 
the Waterman and Smith algorithm, required to gener- 
ate H2.z which is defined as the best score of the align- 
ment of the A and B sequences ending at a? and b2. 
It will also be seen in FIG. 1, that as a result of the 
computation carried out by the process at a2,br parame- 
ters H2.2, E?.? and F2.2. all resulting from the best score 
alignment computation at a2,b. are transferred as re- 
quired to each of the three subsequent comparisons 
a2,b3,a3,b? and a;,bj. Based upon the need for the gener- 
ation of parameters for best score alignment compari- 
sons for previous values of a; and bj in the sequences of 
A and B, it will be seen that not all of the best score 
alignment computation processes can be carried out 
simultaneously. Thus for example, best score computa- 
tion for al,b2 and a2,bl must await the results of the 
computation process for a2,bz. Similarly, the computa- 
tion process for ai, bl must await the results of the com- 
putation processes for al,bl a2,bl and al,bz. Conse- 
quently, it would be entirely inefficient to perform the 
algorithm depicted in FIG. 1 for an exemplary four-by- 
four matrix with a separate processor for each combina- 
tion of a; and bj. On the contrary, it would be most 
efficient to use only that number of processors which 
equals to the maximum number of processors being used 
at any one time, based upon the sequence of parameter 
generation required, as shown in FIG. 1. Accordingly, 
as seen in the right most portion of FIG. 1, the Smith 
and Waterman algorithm for a four-by-four matrix, that 
is for A=al,al,a3,Q and B=bl,bz,b3 and b4; may be 
camed out by four computation processors with appro- 
priate interconnections to assure the transfer of neces- 
sary parameters from processor to processor. 
In the language of VLSI array processor design, the 
left-most portion of FIG. 1 is referred to as a systolic 
parallel processor array and the right-most portion of 
FIG. 1 is referred to as a signal flow graph. The tech- 
nique for mapping algorithms into systolic parallel pro- 
cessor arrays and the technique for projecting such 
graphs into signal flow graphs may be understood best 
10 
by referring to the text entitled VLSI Array Processors 
by S. Y .  Kung. published by the Signal and Image Pro- 
cessing Institute of the University of Southern Califor- 
nia, Copyright 1986. 
The signal flow graph of the right side of FIG. 1, 
illustrates that the systolic processor array graph on the 
left side may be horizontally projected into a signal flow 
configuration which requires only four processor ele- 
ments to carry out the four-by-four matrix algorithm. 
10 For the example, as shown in FIG. 1, each such proces- 
sor on the right-most portion of FIG. 1 is permanently 
associated with an element of the A sequence, namely 
al,a2,a3, and Q, respectively. On the other hand, the B 
sequence elements, namely, bl,b~,b3, and b4, respec- 
l 5  tively, are sequentially applied in a serial manner 
through the elements so that the first alignment best 
score computation occurs at al,bl. 
The lines with arrow heads associated with each of 
the elements in the right-most portion of FIG. 1, repre- 
2o sent parameter values that are either transferred from 
element to element in series or are fed back and used in 
the same element for the next computation. More spe- 
cifically, FIG. 2 represents a combined systolic array 
graph and horizontal projection graph at a "snapshot" 
25 in time at which the al.bl alignment computation is 
taking place as represented by the dashed line through 
the al,bl processor in the left portion of FIG. 2. The bl 
signal has been applied to the first processor to permit 
3o the computation of the score ending at al,bl. The pa- 
rameter values emanating from this first sequence com- 
putation are represented by the arrow head lines ema- 
nating from the first processor element shown therein at 
the right most portion of FIG. 2. As seen therein, E1.1 
35 and H1.1 are both fed back into the a1 element for the 
subsequent computation. In addition, the HI , ]  the F1.1 
and the bl signals are transferred to the next processor 
element with which a2 is permanently associated. 
The next subsequent snapshot of sequence operation 
4o is shown in FIG. 3, and as illustrated by the dashed line 
in the left most portion of FIG. 3, this snapshot finds the 
top-most sequence processor in the right-most portion 
of FIG. 3, operating on the a1,bz computation and the 
processor below the first operates on the a2,bl computa- 
45 tion. Each of these first two element processors gener- 
ates appropriate parameter signals required by compu- 
tations in the next snapshot period which is shown in 
FIG. 4, each element with a new value of b,entering the 
top-most element and the value of bj processed by the 
50 top most element being transferred to the next element 
along with the other required parameters for the algo- 
rithm. 
This process continues, snapshot after snapshot, as 
represented by FIGS. 5, 6, 7 and 8. This example illus- 
55 trates that the four-by-four matrix of processors for 
calculating the best score of any alignment between 
sequences A and B in the Smith and Waterman algo- 
rithm can be achieved with only four actual processors 
operating in an appropriate sequence. It, of course, 
60 requires the appropriate signals representing parameters 
required by the algorithm to be transferred from proces- 
sor to processor as illustrated in snapshot to snapshot 
sequence of FIGS. 2 to 8.  
The signal flow through four processors represented 
65 by the right-most portion or signal flow graph portion 
of FIG. 9, may be used to carry out all the required 
steps of the algorithm for a four-by-four matrix in seven 
snapshots or clock periods represented by the seven 
5 
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dashed lines of the left-most portion or systolic proces- third maximum calculator is by definition H2.2 which is 
sor array portion of FIG. 9. It will be understood how- the score of the alignment ending at a2,br. 
ever. that the four-by-four matrix of processors of The functional block diagram of a processor of the 
FIGS. 2-9, are presented herein by way of illustration present invention for performing the subtractions, addi- 
only. It would be highly preferable to provide many 5 tions and maximum calculator functions illustrated in 
more than four processors in order to be able to Corn- FIG. 10, is shown in FIG. 11. As Seen in FIG. 11 at the 
Pare sequences having a great deal more than Just four upper left hand corner thereof, the input parameters are 
elements In fact, it will be seen hereinafter that the Fi- l j+l ,  Hi . l .~41 and the sequence element bj-.l. AS 
integrated circuit (IC) of the present invention provides also Seen in FIG. 11, there are a plurality of registers, 
sixteen such processors. In addition, the architecture of 10 namely a register into which the input parameters are 
each such IC permits the serial interconnection of the stored for one clock cycle, as well as registers into 
sixteen processors on one chip with the sixteen proces- which parameters generated the processor of 
On another chip9 so that a large number Of such FIG. 11 are stored for one clock cycle. The purpose of processors can be tied together from chip to chip to these registers, as will be seen hereinafter, is to provide 
In the present invention, up to 512 such processors can subtractors and maximum calculators so that the pro- 
blocks or 4,194,304 such processors can be effectively sequence and at the appropriate time and furthermore, interconnected without external software. The IC chip of the present invention, when operating in conjunction 20 SO that the various algorithm parameters are available at 
4, 194,304 elements without the aid of external software. lators when the addition, subtractions and maximum 
by each calculations actually occur. More specifically, it will be 
element of the systolic processor array of FIGS. 2-9 seen hereinafter that each register of FIG. 11 imparts 
may be better understood by reference to FIG. 10. In 25 the of time delay in signal flow 
FIG. 10 the computations and parameter generation through the Processor So that the input of any J Parame- 
that occur within the a2.bz processor are shown by way ter Occurs simultaneously with the output of a J - 1 
of example. As seen in FIG. 10, in each such processor Parameter. Thus for example the Fi- I J +  I parameter is 
there are four subtractors, an adder and three calcula- input to a register 10 which, because of its predeter- 
tors of maximums. The relevant equations are: 3o mined delay, outputs simultaneously therewith, the 
parameter Fi- i j .  Similarly, the input to register 12, 
HI . I  = max t0.Ho.o + d o i h ) .  € 1 . 1 .  Fi.1) which is Hi- I j+ 1 occurs substantially simultaneously 
€1.1 = max Wl.o - (UE + YE).  €1.0 - !,E} with the output which is Hi- l j .  The output of registers 
Fi.1 = max {Ho.I - ( U F  + VF). Fo.1 - VF} 10 and 12 are applied to subtractors 24 and 26, respec- 
35 tively, to which are also supplied the constants, V and 
HI.? = rnah (0. H0.i + xtoibz). €1.2. h . 2 1  
€1.2 = ma?; WI.I  - (UE + YE). € 1 . 1  - d U+V, respectively. The output of register 12 is also 
F1.2 = max Wo.2  - (UF + VF). Fo.2 - YF) applied to a register 16, the output of which is Hi- ~ j -  1,
which is applied to an adder 28. Also applied to adder 
28 is a signal indicative of the similarity of lack thereof 
40 between a; and bj, referred to previously in the algo- 
rithm as the function s(a;,bj). This similarity value is 
generated by a similarity table 14, based upon the a; 
stored therein and the bjinput therein, from a character 
register 22, the input to which is bj+ 1 .  
In accordance with these equations, the input parame- 45 The output of subtractors 24 and 26 are both applied 
ters for the a?, bz processor comprise: H2.1, E2.1, HIJ, to a maximum calculator 34, the output of which by 
Fl.2 and H I , ] .  The H2.] parameter is applied to a sub- definition is Fijwhich is an Output signal of the proces- 
tractor to which is also applied the value UE+VE? a sor of FIG. 11 for use in subsequent processor. The 
constant which may be stored within the processor. The output of maximum calculator 34 is also applied to a 
parameter E2.1 is applied to a subtractor to which is also 50 maximum calculator 36. Other inputs to maximum cal- 
applied the constant value VE. HI,? is applied to a sub- culator 36, include the output of the adder 28 and a zero 
tractor to which is also applied the constant UF+VF signal. The output of maximum calculator 36 is by defi- 
and the parameter F1.2 is applied to a subtractor to nition, the score value signal H;j which constitutes the 
which is also provided the value VF. The parameter principal information desired from the comparison of 
H1.1 is applied to an adder to which is also supplied a 55 two sequences ending at aibj. The output of maximum 
similarity function of a2 and b2 which, as previously calculator 36 is also applied to register 18, the output of 
indicated, is a constant greater than zero if a2 is equal to which is thus Hij+ I which is, in turn, applied to the 
b2 and a constant less than zero for a2 not equal to bz. subtractor 30. Subtractor 30 also receives input U+V. 
The output of the first two subtractors, that is the The output of subtractor 30 is applied to maximum 
subtractors to which the parameters H2.1 and E2.1 are 60 calculator 38, the output of which it will be seen herein- 
applied, respectively, are applied to a maximum value after is Eij. Parameter Eij is applied both to the maxi- 
calculator, The output of this maximum value calcula- mum calculator 36 as an input thereto and also to regis- 
tor is, by definition, E2.2 and the outputs of the other ter 20 in the right-most portion of FIG. 11, as an input 
subtractors are applied to a separate maximum value to that register. The output of register 20 is thus Eij+ 
calculator. the output of which is by definition, the 65 which is applied to subtractor 32 to which a second 
parameter F2.2. E2.2 and F2.2 are applied to a third maxi- input is the constant V. The output of subtractor 32 is 
mum value calculator to which is also applied the out- also applied to maximum calculator 38 to produce the 
put of the adder and a zero signal. The output of this Eijparameter. 
provide a long sequence Of jnterconnected processors 15 the necessary delays in signal transfer to the adder, 
be tied together to from a and to 8,192 such cessor carries out its algorithmic steps in the proper 
with other such chips, can compare sequences as long as the appropriate adder, subtractors and maximum calcu- 
The logical operations actually carried 
. 
H2.l = max IO.  HI.^ + doz.61). €2.1. Fz.11 
€2.1 = rnax IH2.o - (UE + VE). €2.0 - ~ € 1  
F2.l = max W1.l - (UF + vF). F1.1 - VFI 
H2.z = max {O. Hi.1 + doz.6z). Ez.2. 4 . 2 )  
€2.2 = max IH2.1 - (UE + &*E). €2.1 - v ~ l  
F2.2 = max { H I . .  - (UF- + V F ) .  F1.z - P F }  
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Thus it will be seen that the architecture depicted in Other signals shown used in the block diagram of 
FIG. 11 carries out the various computations of a single FIGS. 12 and 13 include location input and location 
processor for comparing two elements of the sequence output, which provide an indication of the location of 
A and B in accordance with Waterman and Smith AI- the current maximum value in the block of processors. 
gorithm, including providing the necessary time delay 5 Maximum enable input and maximum enable output 
registers, subtractors, adder and maximum calculators signals enable the comparison of the locally generated 
to receive the appropriate parameters and to generate maximum value with the input maximum value in each 
the parameters for the subsequent processor which, in processor. A pipeline enable signal is used and its state 
turn, computes the same type of information for two indicates when the F,, and HI, values are valid data so 
sequence characters. It will be understood that the 10 that these values can be saved. Synchronous clear sig- 
block diagram of FIG. 11 is of a functional nature only, nals are also input and output to each processor. The 
to indicate the treatment of parameters that occur synchronous clear input resets the H,, value so that the 
within one processor However, the actual implementa- maximum value does not exceed the threshold value 
tion of a processor is illustrated in FIGS. 12 and 13 and the synchronous clear output, under certain condi- 
taken in combination. Reference will now be-made to 15 tions, namely when the maximum value generated is 
FIGS. 12 and 13 for a more detailed understanding of greater than the threshold value, sets the H value of the 
the actual architecture of a processor of the present next processor to zero. However, it will be understood 
invention. that except for the timing control and logic control, the 
The principal differences between the functional use of threshold and maximum value transfer from pro- 
block diagram of FIG. 11 and the actual block diagram 20 cessor to processor, the functional effect of the actual 
of FIGS. 12 and 13 are the following: Subtractors of architecture depicted in FIGS. 12 and 13 is identical to 
FIG. 11 are actually adders with one of the inputs in- that explained previously in conjunction with FIG. 11. 
verted prior to application to the adder, so that the The manner in which the processors are integrated in 
equivalent operation is a subtraction. Another distinc- a chip of the present invention and the other electronics 
tion is that maximum calculators only accept two Val- 25 associated with each circuit chip of the present inven- 
ues, consequently, there are more maximum calculators tion will now be discussed in conjunction with FIGS. 
in the actual implementation of FIGS. 12 and 13 than 14 and 15 which together comprise a functional block 
there are in the functional block diagram of FIG. 11. diagram of the biological information signal processor. 
Still another distinction between the functional block Referring therefore now to FIGS. 14 and 15, it will be 
diagram and the actual block diagram of the processor 30 seen that each integrated circuit chip of the present 
of the present invention, is the fact that the latter must invention comprises sixteen of the aforementioned pro- 
incorporate signals, which in addition to the parameter cessors connected in a serial array configuration in 
signal previously discussed in conjunction with FIG. which a plurality of the aforementioned signals used 
11, must be input and output to permit proper interface within each processor, may be transferred from proces- 
from processor to processor, as well as to facilitate 35 sor to processor on this particular chip, as well as to 
appropriate timing of oper n. In addition, there are at processors on other chips to which the present chip is 
least two additional capa s in the actual block dia- connected. As previously indicated, without the aid of 
gram of FIGS. 12 and 13 as compared to the functional external software, up to 512 processors may be inter- 
block diagram of FIG. 11. Specifically, in the actual connected to form what is called a block and up to 8,192 
block diagram, an additional maximum calculator is 40 such blocks may be interconnected without external 
provided which compares the value of H,, to a prese- software to handle one sequence 
lected threshold value permitting the logic of the actual All of the other elements of a signal processor of the 
processor to ignore any scores which fall below the present invention are designed to provide the requisite 
preset threshold value. In addition, the actual architec- information, timing and signal flow input to and gener- 
ture of the processor of the present invention, provides 45 ated by the processors. Thus for example in the upper 
an additional signal path through all processors in a left-hand comer of FIG. 14, there is shown a plurality 
block, as well as an additional maximum calculator in of registers which are loaded from a data bus to provide 
each processor of a block, for comparing the maximum the U+V and V constants which are needed in all of 
value of each processor with a maximum value of every the processors and which represent various values of a 
other processor and propagating a signal which indi- 50 linear function, representing scoring penalties for inser- 
cates when the maximum value of this particular pro- tions and deletions in the Smith and Waterman Aigo- 
cessor is in fact the highest H,jof all of the processors in rithm 
the block Also provided in the integrated circuit chip of the 
Furthermore, it will be seen that in the block diagram present invention is a control logic device which con- 
of the actual processor of the present invention, the 55 trols the application of timing and logic signals to the 
similarity table of the functional block diagram of FIG. processors, as well as signals which enable block and 
11, comprises a random access memory in which the sequence counters, the outputs of which are stored in a 
data bus of the chip brings the character data into the maximum memory device shown in the upper right- 
similarity RAM, where it can be either written into the hand comer of FIG. 15. The control logic also controls 
RAM or read out of the RAM and b, is applied to the 60 pause input and output signals which are used under 
addressed terminal of the RAM. In addition, the similar- certain conditions for temporarily halting the operation 
ity RAM is provided with a chip select signal and a of the processors, such as when maximum memory is 
read/write signal as well as a data output which pro- filled. The processor of the present invention also pro- 
vides the similarity function output from a look-up table vides means for loading a threshold into the chip and for 
in the similarity RAM. A table address signal (TA) is 65 utilizing this threshold for enabling 'storage of maxi- 
also applied to the address terminal of the similarity mums into memory only when the threshold is ex- 
RAM through a multiplexer as a high order five byte ceeded. The threshold registers are shown in the upper 
address for the similarity RAM table. left-hand comer of FIG. 15. There is a preload thresh- 
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old register which receives its input from the data bus multiplexers is controlled by a fault bypass register 
and a sequence threshold register which receives its which also provides inputs to the encoder. The function 
input from the character port when the chip is to be of each such multiplexer is to provide a means for by- 
loaded with a query sequence threshold. Also provided passing any faulty logic and thus any faulty processor 
is an adder which adds the sequence threshold and the 5 element which is detected as having a fault in the man- 
preload threshold to provide what is referred to as a real ner to be described hereinafter. 
threshold against which the scores of the respective As shown in FIG. 20, each scan register comprises a 
processors are compared in a threshold comparator. A plurality of flip-flops. The number of such flip-flops is 
pair of counters is also provided, namely a block equal to the number of separate data bits that are passed 
counter and a sequence counter. These counters enable 10 through the processor elements as data-in and data-out. 
the maximum memory to correlate the maximum score As seen further in FIG. 20, each such flip-flop has con- 
value with the sequence and the user defined block. A nected to its input data terminal, a pair of parallel AND 
physical representation of the layout of the integrated gates connected to two inputs of an OR gate. One such 
circuit chip of the present invention is shown in FIG. AND gate receives one bit of data from the data-in to 
16. 15 the processor element and the other such AND gate 
The sixteen processors are arranged in a serial array receives a scan-in signal which is used in the present 
terminating in a pipeline register The device in the invention to provide programmable vector inputs for 
upper left-hand corner of FIG. 16 is a control block assessing the fault configuration of the processor ele- 
which comprises the control logic, counters and regis- ments. A select signal which is input to all of the flip- 
ters previously described in conjunction with FIGS. 14 20 flops in the scan register, effectively selects one or the 
and 15. other of the AND gates, depending upon whether it is 
The interface between integrated circuit chips of the desired to operate the scan register in a test mode or in 
present invention may be best understood by referring an operational mode. The output of each such flip-flop, 
to FIGS. 17 and 18 which provide an exemplary depen- labelled “Q’, provides one bit of output data, which as 
dence graph for 34 processors on three separate chips, 25 seen in FIG. 19, is passed in parallel with the other such 
the latter being shown on the right side of FIG. 18. bits of output data to the logic circuit of the particular 
Each chip provides 16 processors and a pipeline regis- processor element with which the scan register is asso- 
ter. In the dependence graph the pipeline registers are ciated. However, the output of each such flip-flop is 
shown as rectangles which merely delay the operation also transferred as one input to the scan AND gate of 
between the last processor of one chip and the first 30 the next flip-flop. Each such flip-flop is also connected 
processor of the next chip. to a clock line which controls the action of the flip-flop 
The dependence graph of FIGS. 17 and 18 is gener- for transferring the logic level of the input signal at 
ally a larger matrix version of the graphs of FIGS. 1-9, terminal D to the output at terminal Q in a well known 
except that it includes a sufficient number of processors manner. 
to demonstrate the “block edge” behavior based upon a 35 When the fault detection and bypass circuit of the 
minimum block size of 16 elements. This “block edge” present invention is activated, the select signal shown in 
behavior is designed to prevent maximum score buffer FIG. 20 is set to a logic 1 state so that the upper AND 
overflow by resetting “H” values in the a16, bl6proces- gate of each flip-flop receives a zero logic signal on its 
sor, the a32, b3? processor, etc. Only the “H” values select input terminal and the lower AND gate of each 
which exceed the previously noted threshold and which 40 flip-flop receives a logic 1 signal on its select input 
are output in the horizontal and diagonal directions to. terminal. This causes the flip-flops in the scan register to 
the adjacent processors are reset. effectively ignore the pipeline data-in and instead gener- 
This “block edge” resetting procedure constitutes a ate output data which reflects the scan-in signal which 
modification to the Smith and Waterman algorithm is serially shifted into each scan register shown in FIG. 
which is unique to the present invention. It is imple- 45 19. After each of the scan registers on a chip is loaded 
mented in each chip by means of a boundary set zero in this manner with a known set of vector bits, the logic 
enable signal (ENZ flag) in the control logic of FIG. 14. state of the select signal is then reversed so that the 
If this bit is set and the output H value is greater than upper AND gate associated with each flip-flop and each 
the threshold value, then the SISP chip will reset the scan register is then activated. Data in the scan Tegisters 
internally fedback E value and the Hi- ~ j -  1 value of the 50 is then clocked out through the corresponding logic 
next SISP chip. circuits and into the next adjacent processor element. 
Reference will now be made to FIGS. 19 through 24 Consequently, the scan output of each scan register is 
which relate to the fault detection and bypass circuitry then determined by the 1.0gic of the preceding processor 
of the present invention. As seen in FIG. 19, each pro- element and each of these scan outputs is transferred to 
cesser element of the integrated circuit chip described 55 the comparator and encoder on each chip. 
herein, provides, in addition to the logic described pre- It will be understood that the logic shown in the 
viously for comparing two sequences of data, a scan systolic array of FIG. 19 in each processor element is 
register, the output of which is connected to a compara- 
tor and to an encoder. In addition, between each pro- 
cessor element shown in FIG. 19, there is also shown a 
multiplexer which is configured to receive two inputs, 
one from the output data of the immediately preceding 
logic of the processor element adjacent the multiplexer 
and one from the data into that same processor element. 
In addition, each such multiplexer provides a functional 
bypass control terminal, the logic state of which deter- 
mines which of those two inputs is passed through the 
multiplexer to the next processor element. Each of these 
- 
identical. Accordingly, because the scanned-in data for 
fault detection purposes was also identical as input to 
60 each scan register, the corresponding scan output pro- 
duced by the preceding logic circuit should produce 
identical scan output logic levels. Thus in the embodi- 
ment of the invention shown herein where each such 
chip provides 16 processor elements, 16 scan output 
65 signals, namely scan 0 through scan 15, should always 
produce identical signal levels in response to a fault 
detection vector. Accordingly, an event wherein one or 
more of such scan output signals is different from the 
17 
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remaining such signals, indicates that an error in one or 
more of the logic circuits has occurred and that a fault 
therein exists. 
The present invention thus provides a means for as- 
sessing whether any of the plurality of scan output sig- 5 
nals differs from the remaining such scan output signals 
each time one such vector is shifted through the various 
processor elements in the manner described. It will be 
understood that by providing a plurality of selected 
vector bit combinations, sufficient fault testing of all of I O  
the transistor circuits within each logic circuit of each 
processor element, may be thoroughly tested, thereby 
assuring detection of any fault that might exist. 
The comparator of the present invention is shown in 
FIG. 21. As shown therein, the comparator circuit of 15 
the present invention comprises a plurality of AND 
gates, each of two inputs. and a plurality of OR gates, 
each also of two inputs. The number of AND gates and 
the number of OR gates are both equal to the number of 
scan signals. Thus, in the embodiment of the invention 20 
disclosed herein, there would be sixteen such AND 
gates and sixteen such OR gates in each chip compara- 
tor. Each AND gate and each OR gate receives at one 
terminal, a respective one of the scan output signals. 
Each AND gate also receives at the other one of its 25 
input terminals. a respective inverted fault bypass signal 
which corresponds to the multiplexer immediately be- 
hind or preceding the corresponding scan register. 
Each second terminal of the respective OR gates in the 
comparator receives a non-inverted form of the same 30 
fault bypass signal. The output of each of the aforemen- 
tioned AND gates is connected to a common multi- 
input terminal NOR gate and the output of each of the 
aforementioned OR gates is connected to a similar mul- 
The outputs of the NOR gate and the AND gate are 
in turn connected to a single two terminal OR gate, the 
output of which is the error signal, the logic state of 
which indicates whether or not a fault has been de- 
tected. More specifically, if the error signal is in a zero 40 
logic condition, an error is indicated, and if the error 
signal is in a one logic condition, that corresponds to no 
detection of errors. 
The comparator shown in FIG. 21 operates as a result 
of the conventional Boolean logic of the gates shown 45 
therein and generates an error signal that is a zero logic 
error signal if one or more of the scan signals is different 
from all of the remaining scan signals and simulta- 
neously, the corresponding bypass signals are in a zero 
logic state, indicating that the logic in which a fault has 50 
been detected, has not yet been bypassed. On the other 
hand, if all the scan signals are identical, then the output 
error signal is set to a one, indicating that no error has 
been detected. Furthermore, if one or more scan signals 
is different from the other remaining scan signals, but 55 
the corresponding bypass signals have been set to a one 
logic state, then the error is again in a one state, indicat- 
ing no error. This latter condition is provided to assure 
that a new error will not be erroneously indicated when 
a previously detected error has already been bypassed 60 
by means of a corresponding multiplexer. 
In order to be able to bypass the appropriate logic of 
a processor element in which a fault has been detected 
by the comparator in the manner previously descrjbed, 
it is necessary to provide an encoder which can indicate 65 
or identify the specific processor element for which a 
corresponding error signal has been generated. The 
comparator alone would not accomplish this additional 
ti-terminal AND gate. 35 
18 
function because it only indicates the occurrence of an 
error, but does not identify the location of a fault corre- 
sponding to such an error. Accordingly, the present 
invention also provides an encoder into which all of the 
aforementioned scan output signals are also input. The 
output of the encoder the logic circuit of which is 
shown in FIGS. 22 through 24, comprises a plurality of 
lines, the number of which is equal to the log to the base 
two of the number of processor elements in the chip. 
Thus for example, in the embodiment shown herein 
where there are 16 processor elements on each chip, 
there are four output lines from the encoder. These four 
output lines provide a binary code which reflects the 
specific processor element from which a scan output 
signal, different from the other scan output signals on 
the chip, has caused an error signal from the output of 
the comparator. 
It will be observed that the logic circuits of the en- 
coder shown in FIGS. 22 and 23 are identical, each 
comprising four sets of Boolean logic configurations 
which generate internal use intermediate output signals 
applied in the logic circuitry of FIG. 24. In the identical 
logic circuits of FIGS. 22 and 23. one such set of Bool- 
ean logic devices comprises a plurality of AND gates. 
as well as an ungated line, all connected to a common 
OR gate. Another such set of logic comprises a plurality 
of OR gates, the outputs of which are connected to a 
plurality of AND gates, which in turn have outputs 
connected to a common OR gate. Another such logic 
circuit configuration comprises a plurality of OR gates 
connected in a different configuration to an AND gate 
and an OR gate, the last such logic circuit configuration 
comprises a single multi-input NOR gate. The actual 
number of such gates in each such circuit will, of 
course, depend upon the number of processor elements 
in each chip. The configurations shown in FIGS. 22 
through 24 represent the required number of gates con- 
figured for encoding four lines representing 16 different 
possibilities corresponding to the 16 different processor 
elements. The sole distinction between the circuitry of 
FIGS. 22 and 23 is the inputs. More specifically, for 
each input scan output signal applied to the circuitry of 
FIG. 22, the corresponding inverted scan output signal 
is applied as an input to the circuitry of FIG. 23. 
The outputs of the circuit of FIG. 22, designated PDO 
through PD3, and the outputs of the circuit of FIG. 23, 
designated NDO through ND3, are applied in like-num- 
bered pairs to the logic circuitry of FIG. 24. The logic 
circuitry of FIG. 24 comprises four identifiable sets of 
logic configurations, each such set adapted to receive a 
pair of the aforementioned internally generated output 
signals. Each such pair corresponds to one of the en- 
coder output signals which are designated in FIG. 24 as 
DO through D3. The actual logical operation of the 
encoder of FIGS. 22 through 24 need not be described 
herein in detail for each possible set of scan signal inputs 
because such will be readily apparent to those having 
skill in the Boolean logic arts. Suffice it to say that there 
are 16 possible four bit codes, one such code corre- 
sponding to each possible scan signal, the logic state of 
which may be different from the remaining scan signals, 
indicating the presence of an error in a logic circuit on 
a chip of the present invention. Accordingly, the circuit 
of FIGS. 22 through 24 provide a means for specifically 
identifying the location of a detected fault, that is the 
particular logic circuit of a particular processor element 
in which a fault has been detected by means of the 
present invention. 
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It will now be understood that what has been dis- 
closed herein comprises a sequence information signal 
processing integrated circuit chip designed to perform 
high speed calculation based upon the dynamic pro- 
gramming algorithm defined by Waterman and Smith. 5 
This chip is designed to be a building block of a linear 
systolic array. The perfomance of the systolic array 
can be increased by connecting additional such chips to 
a comparator for generating an error signal when any 
such scan output signal is different from the re- 
maining such scan output signals; and 
an encoder for generating a Plurality of encoded 
signals identifying the processor element for which 
such different scan output signal is generated. 
2. The fault detection circuit recited in claim 1 further 
comprising: 
the array. Each such chip provides sixteen processor 
elements, a 128 word similarity table in each processor lo 
a plurality of parallel-input multiplexers, one 
being connected between each such 
element, user definable query threshold and preload 
threshold and block maximum value and location calcu- 
lation and buffering. The chip provides the equivalent 
of about 400,OOO transistors or 100,OOO gates. All numer- 
ical data are input in 16 bit, two's compliment format, 
and result in comparison scores ranging from + 32,767 
to - 32,768. A control logic device in the chip performs 
the control and sequencing of the processor elements. It 
contains threshold logic for sequence and timing, as 20 
well as enabling counters for sequence and block 
counts. 
The particular invention described herein comprises 
a unique on-chip circuit for quickly and efficiently de- wherein said switching comprises a switching 
tecting a fault in any of Such Processor element Sand for 25 signal terminal on each said multiplexer and a register 
automatically bypassing any Such faulty Processor de-  for storing a plurality of switching signals, said switch- 
ment. A.series of vector bits are applied Serially to a ing signals being applied to respective Ones of said 
plurality Of scan registers, one such scan register being switching signal terminals, the state of each such 
associated with a respective processor element. When switching signal being controlled in accordance with 
the vector bits are all simultaneously clocked (in one 30 the plurality of encoded signals generated by said en- 
cycle) through identical processor elements, any non- coder. 
identical scan output signal reveals the occurrence of an 4. The fault detection circuit recited in claim 3 
error and thus a fault in a processor element. A compar- wherein said switching signals are also applied to said 
ator and an encoder provide on-chip logic circuits comparator and wherein said comparator comprises 
which detect such an error and identify the processor 35 means for inhibiting said error signal after the multi- 
element in which a fault has occurred. A fault bypass plexer corresponding to a scan register which has gen- 
register provides signals to a plurality of multiplexers erated a different scan output signal, has been switched. 
and in response to the encoder output, the appropriate 5. The fault detection circuit recited in claim 1 further 
multiplexer is switched to bypass the faulty processor comprising: 
element. In this manner, the present invention provides 40 at least 0% two Parallel-inPut multiplexer connected 
a unique high-speed on-chip test capability which de- in series with said processor elements for directing 
tects and bypasses faulty processor elements, thus assur- data around said processor elements in the event 
ing highly reliable systolic array performance despite any of said scan registers generates said different 
the large number of transistors used therein. scan output signal. 
6. The fault detection circuit recited in claim 1 further 
present invention will now, as a result of comprising means for altering said test bits for fully 
teaching herein, perceive various modifications and testing the logic performance of all said processor ele- 
additions which may be made to the invention. By way ments' 7. A fault detection circuit for use on a unitary inte- of example, the particular architecture designed to per- 50 grated circuit chip with a plurality of identical proces- form fault detection and bypass, may be altered while 
adjacent pair of said processor elements, one of said 
multiplexer parallel inputs being connected to the 
immediately adjacent processor element and the 
other of said multiplexer parallel inputs being con- 
nected to the processor element immediately pre- 
ceding said immediately adjacent processor ele- 
ment; and 
for switching each said multiplex~r between 
said respective parallel inputs depending upon 
whether the Scan output signal of said immediately 
adjacent processor element is different or identical 
to the remaining scan output signals. 
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3. The fault detection circuit recited in claim 
Those having ordinary skill in the re]evant to the 45 
sor elements configured in a serial arrangement and still providing a and accurate technique for effi- forming a systolic array; the fault detection circuit com- ciently detecting faults and bypassing such faults in a 
additions are deemed to be within the scope of the in- 55 
vention which is to be limited only by the claims ap- 
pended hereto. 
We claim: 
1. In a systolic array of identical, serially intercon- 
nected processor elements, a fault detection Circuit 60 
comprising: 
a plurality of scan registers, each such scan register 
being associated with a respective one of said pro- 
cessor elements for shifting a plurality of selected 
test bits through a processor element and for gener- 65 
ating a scan output signal from a processor ele- 
ment, said scan output signal being indicative of the 
logic performance of said processor element; 
prising: 
systolic array. Accordingly, such modifications Or a plurality of Scan registers, each such Scan register 
being associated with a respective one of said pro- 
cessor elements for shifting a plurality of selected 
test bits through a processor element and for gener- 
ating a scan output signal from a processor ele- 
ment, said scan output signal being indicative of the 
logic performance of said processor element; 
a comparator for generating an error signal when any 
such scan output signal is different from the re- 
maining such scan output signals; and 
an encoder for generating a plurality of encoded 
signals identifying the processor element for which 
such different scan output signal is generated. 
8. The fault detection circuit recited in claim 7 further 
. 
comprising : 
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a plurality of two parallel-input multiplexers, one the plurality of encoded signals generated by said en- 
such multiplexer being connected between each coder. 
adjacent pair of said processor elements, one of said 10. The fault detection circuit recited in claim 9 
multiplexer Parallel inputs being COnnected to the wherein said switching signals are also applied to said 
immediately adjacent Processor dement and the 5 comparator and wherein said comparator comprises 
other of said multiplexer parallel inputs being con- 
netted to the processor pre- 
ceding said 
means for inhibiting said error signal after the multi- 
plexer corresponding to a scan register which has gen- 
erated a different Scan output signal, has been switched. adjacent processor 
11. The fault detection circuit recited in claim 7 fur- 
at least one, two parallel-input multiplexer connected 
in series with said processor elements for directing 
data around said processor elements in the event 
any of said scan registers generates said different 
scan output signal. 
ment; and 
means for switching each said multiplexer between 10 
said respective parallel inputs depending upon 
whether the scan output signal of said immediately 
adjacent processor element is different or identical 
to the remaining scan output signals. 
9, The fault detection circuit recited in claim B 15 
ther comprising: 
wherein said switching means comprises a switching 
for storing a plurality of switching signals, said switch- 
ing signals being applied to respective ones of said 
switching signal terminals, the state of each such 20 ments. 
signal terminal On each said multiplexer and a register 12. The fault detection circuit recited in claim 7 fur- 
ther comprising means for altering said test bits for fully 
testing the logic performance of all said processor ele- 
switching signal being controlled in accordance with * * * * *  
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